[isabelle-dev] VHDL verified and validated by Isabelle HOL

[David Blubaugh]

To All,


I was wondering if any one was ever validate VHDL or Verilog with Isabelle HOL ??  Has any one developed a means to check for correctness of a preexisting VHDL file ??

David



-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://mailmanbroy.informatik.tu-muenchen.de/pipermail/isabelle-dev/attachments/20120925/a59399cb/attachment.html>